Please mail me your resume at subash.nayak@gmail.com if you want to apply to any of the below jobs.
Pages
About Me
- Subash
- I am from Sambalpur, Orissa, India. Have done Btech and Mtech in ECE from IIT Kharagpur. Currently working as Lead Member Technical Staff at Mentor Graphics Noida
My Feedburner
Followers
Blogroll
Labels
- System Verilog (30)
- Written by Subash (19)
- Interview (11)
- Questions (11)
- Assertion (3)
- OOP (3)
- Tricks (3)
- fine grain process control (3)
- Gotcha (2)
- Pattern (2)
- Presentation (2)
- Tips (2)
- Best (1)
- Coverage (1)
- Enum (1)
- LRM (1)
- Macro (1)
- Mentor Graphics (1)
- Paper (1)
- Reference (1)
- SNUG (1)
- SVA (1)
- Scheduling Semantics (1)
- Shorthand Macros (1)
- String (1)
- Sutherland (1)
- Tools (1)
- Tutorial (1)
- VMM (1)
- Verilab (1)
- article (1)
- callback (1)
- timing diagram (1)
Blog Archive
-
►
2009
(29)
-
►
August
(16)
- Answers to SystemVerilog Interview Questions - 4
- Answers to SystemVerilog Interview Questions - 3
- Few minor updates
- All about fork-join of System Verilog
- VMM shorthand macros
- Explain the difference between data types logic an...
- SystemVerilog OOP links
- Answers to SystemVerilog Interview Questions - 2
- Answers to SystemVerilog Interview Questions - I
- Event Region, Scheduling Semantics in System Veril...
- The Hitchhiker series on Verification - From Mento...
- What is Factory Pattern
- System Verilog Interview Questions
- What is this "System Verilog Callback"
- System Verilog Gotchas - by Stuart Sutherland
- System Verilog LRM
-
►
August
(16)
Search This Blog
Twitter Updates
Comments
Recent Comments
My Shelfari Bookshelf
Traffic Summary
Share it
0 comments:
Post a Comment