System Verilog Fine Grain Process Control - They are actually used in standard methodologies

Thanks to 2 articles in one Japanese blog, and google translate, I got to know that fine grain process control are use sparingly (mostly for process kill) in OVM/VMM. I am just pasting the link of these article in the hope that interested reader shall go through them, do some more research and get himself enlightened with the usage of fine grain process control of systemverilog.

• http://translate.googleusercontent.com/translate_c?hl=en&ie=UTF-8&sl=auto&tl=en&u=http://blogs.yahoo.co.jp/verification_engineer/59054470.html&prev=_t&rurl=translate.google.com&twu=1&usg=ALkJrhjOSZ0EoNcjjN0ZvudlDkX1QuY1Wg
• http://translate.googleusercontent.com/translate_c?hl=en&ie=UTF-8&sl=auto&tl=en&u=http://blogs.yahoo.co.jp/verification_engineer/59140597.html&prev=_t&rurl=translate.google.com&twu=1&usg=ALkJrhiVWUuHJqX6cjrKz5eHYaK3f_L8pg